Various aspects in device engineering were tackled to realize high performance, low voltage operating organic field effect transistor on plastic substrate. Contact resistance between the active layer and metal electrodes was decreased employing oxide interfacial layers.
Introduction
Devices utilizing organic semiconductors have huge potential in the future electronics market with a number of advantages over traditional devices. [1] They can be cheap and flexible and there is no technological hurdle in fabricating large area devices. Among them, organic field effect transistors (OFET) have been attracting extensive research attention as being the main backbone of electronic circuits. [2] [3] [4] [5] Impressive achievements have been realized over the last years thanks to the advancements in both chemical and device engineering. [6, 7] Nowadays, reports with mobility higher than 1 cm 2 /Vs are quite common for OFETs employing polymer or small molecule active layers. [8, 9] However, only few works dealt with the operational stability of the OFETs in the air. [10, 11] One of the most promising molecules in terms of mobility and air stability reported so far is Dinaphtho[2,3-b:2′,3′-f]thieno [3,2-b] thiophene (DNTT). [12, 13] Low voltage operating, air stable OFETs with DNTT as active layer has been
reported showing mobility over 1 cm 2 /Vs, making them almost ready for some market applications. [11, 13] However, for mass production in industrial scale, simplification of the fabrication process is essential. In these studies, which have reported low voltage operating devices, either costly time consuming atomic layer deposition (ALD) or oxygen plasma method has been used for the oxide dielectric fabrication. Another time consuming process, self assembled monolayers (SAMs), has been applied for dielectrics surface passivation. [11, 13] Indeed, developing alternative approaches is needed for the simplification of these processes.
In this work, we present our efforts in device engineering of DNTT based OFETs with main focus on process simplification. For this purpose, we first addressed an important issue in OFETs, which is the contact resistance. Although oxides, such as MoO 3 have been applied in a number of systems for hole injection/extraction layers, systematic study has not been carried out for DNTT based devices. [14, 15] Here, we applied WO 3 and MoO 3 in combination with Ag and Au contacts for observing detailed contact resistance behavior of these devices. Then we fabricated our dielectric oxide using anodization, which is basically a solution based process for oxide growth. [16] Moreover, anodization allows for well controlled stoichiometry of the oxide. Third step of optimization process concerns oxide dielectric surface passivation.
Various polymers were investigated through simple spin coating. Apart from passivating interface traps, polymers can have additional smoothening effect on the oxide surface, while
SAMs only follow the surface structure. Finally, anodization of the gate, together with best performing dielectric surface passivation and optimum oxide/metal source/drain contacts allowed us to achieve high performance OFET device on plastic substrate. These devices showed almost no hysteresis. Mobility reached above 2 cm 2 /Vs and current on/off ratio surpassed 10 6 while operating below 5V.
Materials and methods
DNTT (sublimed grade, 99%; see Fig.1 (a) for molecular structure) and Poly (methyl methacrylate) (PMMA) were purchased from Sigma-Aldrich. Polystyrene (PS) was obtained from Pressure Chemical. Poly(1-vinyl-1,2,4-triazole) (PVT) was synthetized by collaborating partner. [17] Three different substrates were used for specific studies (see Figure 1 ).
For contact resistance studies, highly n-doped silicon substrate with thermally grown SiO 2 (200 nm) was used as both gate and dielectric layer. After cleaning with acetone, ethanol and isopropanol for 10 mins each, PVT was spin coated (2000 rpm/60 sec) from a solution in water (3 mg/ml), and subsequently dried in low vacuum oven at 80 °C for two hours forming about 10 nm of passivation layer [17] . 30 nm of DNTT was thermally evaporated at a rate of 0.01 nm/s under vacuum. Au, Ag, MoO 3 /Au, WO 3 /Au, MoO 3 /Ag and WO 3 /Ag were thermally evaporated through shadow masks as source/drain contacts. 0.1 nm/s of deposition rate for first 20 nm, then 0.5 nm/s of deposition rate for the rest of the thickness was used.
Oxide thickness was fixed to 10 nm. Different channel lengths of 60 µm, 80 µm, 100 µm, 120 µm, and 140 µm were used for quantitative contact resistance analysis with channel width of 1 mm. Device structure is shown in Fig.1(b) . In order to have a statistical approach, 40 devices were fabricated for each type of contact.
For low voltage operating devices, glass substrates were used. After cleaning, 100 nm of aluminum gate was deposited by e-beam evaporation through shadow mask. Al gate was partially anodized to obtain 35 nm of Al 2 O 3 dielectric, with a capacitance of 210 nF/cm 2 .
Details of the anodization process were given in reference [17] . Briefly, constant current was applied between the Al contact and the Pt counter electrode in citric acid electrolyte solution. For plastic devices, 50 µm thick polyethylene naphthalate (PEN, from Goodfellow) was used as substrate with proper cleaning and surface treatment. Polydimethylsiloxane (PDMS) acted as support. The processes of Al anodization, deposition of PS, evaporation of DNTT and WO 3 /Au were the same as described above. Device structure is given in Fig.1 
(d). Devices
were tested using Keithley 4200 Semiconductor Characterization System.
Results and discussion

a. Contact resistance
We first used Si/SiO 2 /PVT/DNTT/Au configuration for our OFETs. Typical transfer (in saturation regime) and output characteristics of the device are shown in Fig. 2 (a) and 2(b).
The device did not show any hysteresis, thanks to PVT acting as passivation layer. [17] Current on/off ratio was higher than 10 6 . Low threshold voltage of about -3 V and subthreshold slope of 0.2 V/dec and maximum mobility of 0.4 cm 2 /Vs were obtained. Output curves displayed
proper linear and saturation characteristics. Despite all these excellent device parameters obtained, mobility was lower than those of the reported values, [12, 13 ] mainly due to this specific configuration which is open for further optimization.
Contact resistance is one major limiting factor for achieving intrinsic mobility of an organic active layer in OFET devices. [18] One of the origins of contact resistance is charge injection barrier between the metal electrode and active layer. [19] Suitable interfacial layers can be applied to minimize it through either doping or facilitated charge transfer. [20] Metal oxides, thanks to their energy level alignment properties at the interfaces, have been applied in organic photovoltaic devices as electron or hole extraction layers. [21] Here we investigated two oxides, namely MoO 3 and WO 3 as such interfacial layers for efficient hole injection so as to decrease the contact resistance of our OFET devices. Optimum thickness of the oxides was found to be 10 nm, where we compared the OFET performances with 5 nm, 10 nm and 15
nm. It should be noted that this thickness does not form a compact layer but rather large chunks of islands evidenced by AFM (see Figure S1 in Supporting Information).
Transfer curves of the devices with these top electrode combinations are presented in Fig.   3 (a). Noticeable difference can be seen in the threshold voltages of the devices, which can be seen from the V GS vs. I DS 1/2 curves in the inset. Device with Au contacts (Au only, MoO 3 /Au and WO 3 /Au) showed higher threshold voltages than devices with Ag contacts (Ag only, MoO 3 /Ag and WO 3 /Ag), which can probably be due to higher structural defects at the interface between DNTT with Au contacts comparing to the ones with Ag or charge transfer complex formed with Ag due to stronger metal/organic interactions comparing to Au. [22] A further investigation is necessary to unravel such kind of behavior. We present in Fig. 3 (b) the linear part of the output curves (V GS =-9 V) of these OFETs with different contact materials.
One can clearly observe that the differential output resistance gets smaller with the addition of the oxide layer, which is the case for both Au and Ag top layers. However, for Ag and oxide combination, the effect is much more pronounced, in line with our earlier observation in the transfer curves, where smaller threshold voltages were obtained for the devices with Ag contacts. However, total resistance is the sum of contact and channel resistance, therefore low total output resistance does not necessarily indicate low contact resistance.
In order to quantitatively analyze the contact resistances under these electrode combinations, we fabricated OFETs with different channel lengths: 60 µm, 80 µm, 100 µm, 120 µm and 140 µm and used transfer length method (TLM) to derive the contact resistances (R C ), using the following correlation between total output resistance (R t ) and channel length (L):
where W is the channel width, µ is the transistor effective mobility, C i is the dielectric capacitance and V th is the transistor threshold voltage. [23] The intercept at the origin (L=0), Our finding infers that contact resistance is mainly dominated by the charge injection barrier.
Oxide interfacial layer are expected to decrease such injection barrier. Indeed, with all electrodes of oxide/metal combination, clear decrease in contact resistance was achieved as displayed in Fig. 3 
(d).
We 
b. Low voltage operating devices
For practical application of OFETs, the operating voltage has to be decreased. Since the mobility of organic active layer is relatively low, increasing the capacitance of the dielectric layer provides a feasible approach. High dielectric constant oxides, such as Al 2 O 3 , have been applied in OFETs for this purpose. [12, 17] For high performance OFETs with DNTT as active layer, generally oxygen plasma or atomic layer deposition are used. [11, 13] Both methods use vacuum processing, which are rather costly and time consuming processes. Therefore, in this work, we opted for applying anodization, which is a solution processed approach. Besides, anodization provides flexibility in terms of oxide thickness control comparing to oxygen plasma treatment. Furthermore, stoichiometry of oxide is well controlled by anodization. As oxides have intrinsic charge trapping species, such as oxygen deficient sites and non-bridging oxygen, dielectric surface passivation is critical for optimum performance of OFETs.
Passivation with SAMs is commonly used. [11, 24] One monolayer thickness indeed does not compensate much the total dielectric capacitance. However, self-assembling of these monolayers on oxide surface generally takes quite long time (over 12 hours). Besides they are strongly reliant on the surface morphology of the oxides. Here, we have chosen an alternative approach by using polymers instead. Deposition and drying of these layers can be completed in rather short period of time (within 2 hours). Dielectric constant, impurities and film forming properties of polymers can all affect OFET device performance. Therefore, we Transfer characteristics of OFETs with bare Al 2 O 3 and the ones passivated with these polymers are shown in Fig. 6(a) . Comparison of the output characteristics can be seen in Fig.   6 (b). Device performance parameters are summarized in Table 1 . [25] Correlation of dielectric constant and charge transport behavior can be observed from the performances of PVT, PMMA and PS. The smaller is the dielectric constant the higher the mobility. The strength of the dipole moment at the interface is proportional to the dielectric constant. High dipole moment hinders charge transport.
[26] High mobility coupled with low off current allowed us to achieve higher than 10 6 current on/off ratio in the devices with PMMA and PS.
c. Plastic devices
Applying optimal interfacial layer WO 3 /Au and dielectric surface passivation layer PS, we fabricated OFETs on PEN substrate. Transfer and output characteristics of a typical device operating below 5 V are shown in Fig. 7(a) . Gate voltage dependent mobility is also shown.
Maximum mobility reached 2.4 cm 2 /Vs. Current on/off ratio was above 10 6 . Current scan did not show clear hysteresis. Output characteristics (Fig. 7(b) ) show the high quality of our devices with nice linear and saturation curves. Device performance parameters are reported in Table 2 . Considering that the active layer did not go through annealing treatment during the deposition process, these performances are comparable to the best reported ones based on DNTT, where mobility of 2.1 cm 2 /Vs was reported. [11] These characteristics indicate the viability of our device engineering approach and show practical application prospects of these devices in some areas of flexible electronics. 
Conclusions
In this work, we report low voltage operating, high performance organic field effect transistor on plastic substrate fabricated through simplified processing conditions. Oxide interfacial layers were included to decrease the contact resistance between the active layer and the electrodes. Both MoO 3 and WO 3 led to the decrease of the contact resistance comparing to Au or Ag only electrodes, which has been determined by transfer-length-method. Kelvin probe measurements confirmed better energy level alignment for charge injection when using these interfacial layers. Solution processing process, anodization, was used to form Al 2 O 3 as gate dielectric for achieving high capacitance and consequently low voltage operating devices.
Passivation layers using polymers with varying dielectric constants (PVT, PMMA and PS)
were compared. AFM analysis evidenced smoothening effect of polymers on the bare oxide surface 
